This is a basic level course teaching the Systemverilog HDL from beginning. This will cover only the basics of SV and designed for absolute beginners in it. This is suitable for those who plan to learn Verilog HDL as well, as both languages are almost same in beginner level.
If you are an expert, or someone who is already coding in Systemverilog, this course is NOT for you.
This covers below topics in a concise from so that you can quickly start with coding in Verilog or Systemverilog.
- Writing Verilog and Systemverilog “Hello World” kind of programs
- ‘Module’ construct in these languages and its general structure
- Writing first module
- What is design and test-bench coding in an HDL
- Essential Language constructs of Verilog and Systemverilog to jump to programming
- Data types in Verilog and its additions in Systemverilog
- Modelling same circuit in different styles: Transistor level, Gate level and Behavioral Modelling
- Basics of Assignment in Verilog and SV:
- Continuous Assignment
- Procedural Assignment blocks and their usage
- Flow control statements
- A Case study showing same circuit implemented in different ways
- Concepts of Simulation and Synthesis
- Using the free online simulators from scratch
- Generating clock and reset in the test-bench
- Design and test bench programs for some basic circuits like, adder, alu, multiplexer & counter
- Learning Systemverilog
- Beginner Verilog or Systemverilog learners.. This course is not for those who are already familiar with those.